




# MAINTAINING PLATFORM FLEXIBILITY USING A MODEL-BASED SOFTWARE DESIGN APPROACH



**MPSI**  
TECHNOLOGIES

Alexander Wirthmüller  
[aw@mpsitechnologies.com](mailto:aw@mpsitechnologies.com)

# Introduction

## About me

- Based in Munich
- Diploma in Electrical Engineering
- R&D Engineer at Mynaric (FPGA-based error-correction algorithms for free-space optical laser communications)
- Founder and Director at MPSI Technologies
- MPSI Technologies: make Embedded Software development more fun by replacing repetitive tasks by model-based source code generation



# Making a case for platform flexibility

## Silicon device landscape











- Increasing number of contenders
- Specific strengths, can be:
  - Low static / dynamic power consumption
  - “Extra” features such as DSP blocks or high-performance or PHY-specific I/O’s
  - The right size / attractive price point
- Competition for FPGA-typical functionality from CPU’s featuring vector extensions / SIMD


## Application landscape

- Requirements are not written in stone, architectures need to adapt, e.g.:
  - 100Mbit/s vs. 1Gbit/s Ethernet
  - 1 megapixel vs. 5 megapixel camera modules
  - Single-channel vs. multi-channel DSP
- Skillset of available staff can influence FPGA vs. CPU decision making

# Demo project: Tabletop 3D laser scanner

## Hardware variants | Key software functionality


Vendor / device	Configuration
 CrossLink-NX (v1)	
 CrossLink-NX (v2)	
 Zynq PF SoC	
 i.MX6	
 UniversalBee	



### Features

- Turntable with stepper motor
- Tripod with camera/laser holder
- IMX335 MIPI CSI-2 camera (5MP) max. data rate 150MB/s @30fps
- Two adjustable red line lasers

### < Bandwidth






# Demo project: Tabletop 3D laser scanner


## Hardware variants | Key software functionality

- Preview image acquisition

2560 x 1920 -> 160 x 120 (color)




2048 x 1536 -> 512 x 384 (grayscale)



# Demo project: Tabletop 3D laser scanner

## Hardware variants | Key software functionality


- Preview image acquisition
- Checkerboard corner detection for orientation



# Demo project: Tabletop 3D laser scanner

## Hardware variants | Key software functionality

- Preview image acquisition
- Checkerboard corner detection for orientation
- On/off identification of line laser traces in frames



# Demo project: Tabletop 3D laser scanner


## Hardware variants | Key software functionality

- Preview image acquisition
- Checkerboard corner detection for orientation
- On/off identification of line laser traces in frames

each algorithm can be performed

→ either on the Linux host or on the FPGA, ←  
with varying load on the interconnect

→ yet each one host/FPGA source code tree ←





# Spotlight on FPGA vendor IP 1/3

Dual-port RAM | MIPI CSI-2 PHY | Pipelined algorithm

- Most use cases can be covered using few parameters

- Size
- PortA/B widths 8/16/32/64 bits
- PortA/B read- vs. write-only
- Output buffer yes/no

```
Dpram (  
  [vendor,]  
  size [kB],  
  width{A/B}{8/16/32/64},  
  {rd/wr}only{A/B},  
  buf{A/B}  
)
```

- Route to vendor-independence
- VHDL wrapper with standardized port names
- Give instructions for configuring IP wizards

```
entity Dpram_v1_0_size58kB is  
  port (  
    clkA: in std_logic;  
  
    enA: in std_logic;  
    weA: in std_logic;  
  
    aA: in std_logic_vector(15 downto 0);  
    drdA: out std_logic_vector(7 downto 0);  
    dwrA: in std_logic_vector(7 downto 0);  
  
    clkB: in std_logic;  
  
    enB: in std_logic;  
  
    aB: in std_logic_vector(13 downto 0);  
    drdB: out std_logic_vector(31 downto 0)  
  );  
end Dpram_v1_0_size58kB;
```

# Spotlight on FPGA vendor IP 2/3

Dual-port RAM | MIPI CSI-2 PHY | Pipelined algorithm

- Silicon capabilities vary significantly
  - Lattice: integrated PHY/Decoder IP
  - Microchip: IOD IP, PLL and MIPI RX Decoder IP
  - Xilinx: SelectIO (from UltraScale+ native MIPI), “MIPI CSI-2 Receiver Subsystem” IP to AXI Stream
- VHDL wrapper with standardized AXI Stream output

```
Mipirx (  
  [vendor,  
  fDDR [MHz],  
  nLane{1,2,4},  
  res{8,10,12,14}  
)
```

# Spotlight on FPGA vendor IP 3/3

Dual-port RAM | MIPI CSI-2 PHY | Pipelined algorithm

- Example: Harris corner detection algorithm, matrix formula

$$M = \begin{bmatrix} \sum_{i,j=-2}^2 \frac{\partial I^2}{\partial x} & \sum_{i,j=-2}^2 \frac{\partial I}{\partial x} \frac{\partial I}{\partial y} \\ \sum_{i,j=-2}^2 \frac{\partial I}{\partial x} \frac{\partial I}{\partial y} & \sum_{i,j=-2}^2 \frac{\partial I^2}{\partial y} \end{bmatrix} \quad R = \det(M) - k \operatorname{trace}(M)^2$$

- Five-wide (14-/24-long) pipeline: signed multiplications and sums/differences
- Generic VHDL possible but limited control (latency, resource usage) for multiplications and three-input sums
- Optimized manual implementation requiring custom wait cycles
  - E.g. Xilinx: DSP48 macro and higher-level wizards “Adder/Subtractor“, “Multiplier“

# Spotlight on FPGA vendor IP 3/3

Dual-port RAM | MIPI CSI-2 PHY | Pipelined algorithm

- Example: Harris corner detection algorithm,

$$M = \begin{bmatrix} \sum_{i,j=-2}^2 \frac{\partial I^2}{\partial x} & \sum_{i,j=-2}^2 \frac{\partial}{\partial x} \\ \sum_{i,j=-2}^2 \frac{\partial I}{\partial x} \frac{\partial I}{\partial y} & \sum_{i,j=-2}^2 \frac{\partial}{\partial y} \end{bmatrix}$$

- Five-wide (14-/24-long) pipeline: signed mul
- Generic VHDL possible but limited control (la
- input sums
- Optimized manual implementation requiring
- E.g. Xilinx: DSP48 macro and higher-level w

Re-customize IP

DSP48 Macro (3.0)

Documentation IP Location Switch to Defaults

IP Symbol Instruction summary

☐ Show disabled ports

Component Name: Threesum\_a18c20d18p21

Instructions Pipeline Options Implementation

Pipeline Options: By Tier

Custom Pipeline options

Tier	1	2	3	4	5	6
D	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input checked="" type="checkbox"/>
A	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input type="checkbox"/>
B	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input type="checkbox"/>
CONCAT				<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
C	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input checked="" type="checkbox"/>
CARRYIN	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
SEL	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
KEY:	Fabric register DSP register					

Control ports

	Global	D	A	B	CONCAT	C	M	P	SEL/CARRYIN
CE	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
SCLR	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>

OK Cancel

# Spotlight on FPGA vendor IP 3/3

Dual-port RAM | MIPI CSI-2 PHY | Pipelined algorithm

- Example: Harris corner detection algorithm, matrix formula

$$M = \begin{bmatrix} \sum_{i,j=-2}^2 \frac{\partial I^2}{\partial x} & \sum_{i,j=-2}^2 \frac{\partial I}{\partial x} \frac{\partial I}{\partial y} \\ \sum_{i,j=-2}^2 \frac{\partial I}{\partial x} \frac{\partial I}{\partial y} & \sum_{i,j=-2}^2 \frac{\partial I^2}{\partial y} \end{bmatrix} R$$

- Five-wide (14-/24-long) pipeline: signed multiplications and sums
- Generic VHDL possible but limited control (latency, resource usage, input sums)
- Optimized manual implementation requiring custom wait cycles
- E.g. Xilinx: DSP48 macro and higher-level wizards “Adder/Subtractor”

```
----- implementation: Harris score pipeline forward operation (fwd) -----  
  
process (reset, mclk, stateFwd)  
  
begin  
    if reset='1' then  
        -- ...  
  
    elsif rising_edge(mclk) then  
        if stateFwd=stateFwdRun then  
            if ceScore='1' then  
                xsqr3p1 <= xsqr(71 downto 54);  
                xsqr3p2 <= xsqr3p1;  
  
                xsqr4p1 <= xsqr(89 downto 72);  
                xsqr4p2 <= xsqr4p1;  
  
                colsumX4p1 <= colsumX(104 downto 84);  
                colsumX4p2 <= colsumX4p1;  
                colsumX4p3 <= colsumX4p2;  
                colsumX4p4 <= colsumX4p3;  
  
                -- ...  
  
                diffI_IIp1 <= diffI_II;  
            end if;  
        end if;  
    end if;  
end process;
```

# Spotlight on the host-FPGA interconnect

Layer model | Hardware abstraction | Command invocation | Buffer transfer

	<u>Linux host</u>	<u>FPGA</u>
application layer	C++ data processing	RTL algorithms, state machines, etc.
application layer handoff	target-specific C++ API library	target module RTL handshake
protocol layer	encode/decode C++ code	host interface RTL module
hardware abstraction layer	device driver	soft IP
physical layer	silicon IP and copper wires standard-compliant	

# Spotlight on the host-FPGA interconnect

Layer model | Hardware abstraction | Command invocation | Buffer transfer

	Complexity	Net bandwidth	Support	Conditions
UART	2 wire	400 kB/s	i.MX6 (all 32/64bit SoC's)	4 Mbps on-PCB routing
UART over USB	2 wire	417 kB/s	FTDI	x64 host USB2.0 hi-speed, FT232R
SPI	3 wire	4.8 MB/s	OMAP3xxx (all 32/64bit SoC's)	40 MHz on-PCB routing
AXI lite	(on-chip)	50 MB/s	Zynq (all FPGA-SoC's)	32 bit words, 100 MHz clock
PCIe	3 diff. pair, 4 wire	250 MB/s	CrosslinkNX (all mid-range FPGA's)	one lane PCIe 1.x, 2.5 Gbps
AXI4	(on-chip)	776 MB/s	PolarFire SoC (all FPGA-SoC's)	64 bit x 256 bursts, 100 MHz clock

# Spotlight on the host-FPGA interconnect

Layer model | Hardware abstraction | Command invocation | Buffer transfer

- Linux host
  - Character device driver (`open()`, `ioctl()`, `read()`, `write()`, `close()`)
  - Easily applicable for UART, SPI, AXI lite
  - User I/O API for PCIe and AXI4 with DMA (works with interrupts and callbacks)
- FPGA design
  - Generic UART, SPI, AXI lite modules for basic rx/tx(<number of words>)
  - PCIe IP by four major vendors free but not Open Source



# Spotlight on the host-FPGA interconnect

Layer model | Hardware abstraction | Command invocation | Buffer transfer

- RTL module examples

```
entity Uartrx_v1_1 is
  generic (
    fMclk: natural range 1 to 1000000;

    fSclk: natural range 100 to 50000000
  );
  port (
    reset: in std_logic;

    mclk: in std_logic;

    req: in std_logic;
    ack: out std_logic;
    dne: out std_logic;

    len: in std_logic_vector(16 downto 0);

    d: out std_logic_vector(7 downto 0);
    strbD: out std_logic;

    rxd: in std_logic;

    burst: in std_logic
  );
end Uartrx_v1_1;
```

```
entity Spislave_v1_0 is
  generic (
    cpol: std_logic := '0';
    cpha: std_logic := '0';

    nssByteNotXfer: std_logic := '0';
    misoPrecphaNotCpha: std_logic := '0'
  );
  port (
    reset: in std_logic;

    mclk: in std_logic;

    req: in std_logic;
    ack: out std_logic;
    dne: out std_logic;

    len: in std_logic_vector(16 downto 0);

    send: in std_logic_vector(7 downto 0);
    strbSend: out std_logic;

    recv: out std_logic_vector(7 downto 0);
    strbRecv: out std_logic;

    nss: in std_logic;
    sclk: in std_logic;
    mosi: in std_logic;
    miso: inout std_logic
  );
end Spislave_v1_0;
```

```
process (extresetn, extclk)
  -- ...

begin
  if extresetn='0' then
    stateOp <= stateOpInit;
    -- ...

  elsif rising edge(extclk) then
    if stateOp=stateOpInit then
      -- ...
      stateOp <= stateOpIdle;

    elsif stateOp=stateOpIdle then
      if (axi_bvalid='1' and loc
        if rdyRx='1'then
          enRx <= '1';
        end if;

      stateOp <= stateOpWrrdyA;

    elsif (axi_bvalid='1' and loc
      if rdyTx='1'then
        enTx <= '1';
      end if;

      stateOp <= stateOpRdrdyA;
    end if;

    -- ...
  end if;
end if;
end process;
```

```
entity Axirx_v2_0 is
  port (
    reset: in std_logic;

    mclk: in std_logic;

    req: in std_logic;
    ack: out std_logic;
    dne: out std_logic;

    len: in std_logic_vector(21 downto 0); -- in words, max. 2^22-1

    d: out std_logic_vector(31 downto 0);
    strbD: out std_logic;

    rdyRx: out std_logic;
    enRx: in std_logic;

    rx: in std_logic_vector(31 downto 0);
    strbRx: in std_logic
  );
end Axirx_v2_0;
```

AXI lite

# Spotlight on the host-FPGA interconnect

Layer model | Hardware abstraction | Command invocation | Buffer transfer

- Host: C++ API library forms byte code and initiates transfers guarded by CRC

	Linux host	FPGA
application layer	C++ data processing	RTL algorithms, state machines, etc.
application layer handoff	target-specific C++ API library	target module
protocol layer	encode/decode C++ code	RTL handshake host interface RTL module
hardware abstraction layer	device driver	soft IP
physical layer	silicon IP and copper wires standard-compliant	

Terminal

Connection state

Data in/out

```
tkclsrc.getTkst()
= (tkst=4680223)
tkclsrc.getTkst()
= (tkst=4711382)
step.moveto(angle=340,Tstep=150)
= ()
step.getInfo()
= (tixVState=move,angle=226)
step.getInfo()
= (tixVState=idle,angle=340)
```

Command execution

Command  Append

Command sequence

Submit

step.moveto(angle=340,Tstep=150)

tx 0x02 06 01 0005 78FA

1. 2. 3. 4. 5.

1. hostifToCmdinv

2. controller:step

3. command:moveto

4. length:5

5. CRC

tx 0x0154 96 7B65

1. 2. 3.

1. angle:340(uint16)

2. Tstep:150(uint8)

3. CRC

rx 0xAAAA

ACK

= ()

step.getInfo()

tx 0x01 06 00 0005 F865

1. 2. 3. 4. 5.

1. cmdretToHostif

2. controller:step

3. command:getInfo

4. length:5

5. CRC

rx 0x00 00E2 A8E6

1. 2. 3.

1. state:moving

2. angle:226(uint16)

3. CRC

=(tixVState=move,angle=226)


step.getInfo()

tx 0x01 06 00 0005 F865

rx 0x00 0154 AD52

=(tixVState=idle,angle=340)

Maintaining platform flexibility using a model-based software design approach


 MPSI

FPGA Conference Europe 2022

# Spotlight on the host-FPGA interconnect

Layer model | Hardware abstraction | Command invocation | Buffer transfer

- FPGA: "host interface" module decodes the byte string and triggers a handshake with the "step" target module




```
entity Step is
generic (
    fMclk: natural range 1 to 1000000 := 50000 -- in kHz
);
port (
    reset: in std_logic;
    mclk: in std_logic;
    tkclk: in std_logic;
    ...
    reqInvMoveto: in std_logic;
    ackInvMoveto: out std_logic;
    movetoAngle: in std_logic_vector(15 downto 0);
    movetoTstep: in std_logic_vector(7 downto 0);
    ...
    nslp: out std_logic;
    m0: inout std_logic;
    dir: out std_logic;
    step0: out std_logic
);
end Step;
```

# Spotlight on the host-FPGA interconnect

Layer model | Hardware abstraction | Command invocation | Buffer transfer

- FPGA: reduce 2560x1920 YUV images @30fps (150MB/s) to 160x120 RGB images (1.73MB/s), then provide to host in A/B buffer



- Host: poll the buffer status, initiate buffer transfer and display

```
while (true) {
    if (shrdat.cancelPvw) break;

    shrdat.mPvw.lock("JobWzskAcqFpgapvw", "runPvw[2]");

    srv->srcarty->camacq_getPvwinfo(tixVPvwbufstate, tkst);

    if ((tixVPvwbufstate == VecVWskdArtyCamacqPvwbufstate::ABUF) || (tixVPvwbufstate == VecVWskdArtyCamacqPvwbufstate::BBUF)) {
        if (tixVPvwbufstate == VecVWskdArtyCamacqPvwbufstate::ABUF) srv->srcarty->shrdat.hw.readPvwbufFromCamacq(sizeBuf, buf, datalen);
        else if (tixVPvwbufstate == VecVWskdArtyCamacqPvwbufstate::BBUF) srv->srcarty->shrdat.hw.readPvwbufFromCamacq(sizeBuf, buf, datalen);

        shrdat.mPvw.unlock("JobWzskAcqFpgapvw", "runPvw[2]");
    } else {
        shrdat.mPvw.unlock("JobWzskAcqFpgapvw", "runPvw[3]");


        nanosleep(&deltat, NULL);
    }
};
```

	Linux host	FPGA
application layer	C++ data processing	RTL algorithms, state machines, etc.
application layer handoff	target-specific C++ API library	target module RTL handshake
protocol layer	encode/decode C++ code	host interface RTL module
hardware abstraction layer	device driver	soft IP
physical layer	silicon IP and copper wires standard-compliant	

# Spotlight on the host-FPGA interconnect

Layer model | Hardware abstraction | Command invocation | Buffer transfer

- FPGA: reduce 2560x1920 YUV images @30fps (150MB/s) to 160x120 RGB images (1.73MB/s), then provide to host in A/B buffer



- Host: poll the buffer status, initiate buffer transfer and display

```
while (true) {
    if (shrdat.cancelPvw) break;


    shrdat.mPvw.lock("JobWzskAcqFpgapvw", "runPvw[2]");

    srv->srcarty->camacq_getPvwinfo(tixVPvwbufstate, tkst);

    if ((tixVPvwbufstate == VecVWskdArtyCamacqPvwbufstate::ABUF) || (tixVPvwbufstate == VecVWskdArtyCamacqPvwbufstate::BBUF)) {
        if (tixVPvwbufstate == VecVWskdArtyCamacqPvwbufstate::ABUF) srv->srcarty->shrdat.hw.readPvwbufFromCamacq(sizeBuf, buf, datalen);
        else if (tixVPvwbufstate == VecVWskdArtyCamacqPvwbufstate::BBUF) srv->srcarty->shrdat.hw.readPvwbufFromCamacq(sizeBuf, buf, datalen);

        shrdat.mPvw.unlock("JobWzskAcqFpgapvw", "runPvw[2]");
    } else {
        shrdat.mPvw.unlock("JobWzskAcqFpgapvw", "runPvw[3]");

        nanosleep(&deltat, NULL);
    }
};
```



# Spotlight on host software

## Job tree | Vector extensions

- Use fine granularity for C++ classes, and well-defined interfaces
- Example: user session (preview image) Lattice FPGA vs. Xilinx FPGA-SoC vs. NXP i.MX6

```
+ RootWzsk
  + SessWzsk
    + CrdWzskLlv
      + PnlWzskLlvCamera
        + JobWzskAcqPreview/S
          + JobWzskAcqFpgapvw/S
            - JobWzskSrcClnxebv/S
```

```
+ RootWzsk
  + SessWzsk
    + CrdWzskLlv
      + PnlWzskLlvCamera
        + JobWzskAcqPreview/S
          + JobWzskAcqFpgapvw/S
            - JobWzskSrcArty/S
```

```
+ RootWzsk
  + SessWzsk
    + CrdWzskLlv
      + PnlWzskLlvCamera
        + JobWzskAcqPreview/S
          - JobWzskSrcV4l2/S
```

- Web UI *jobs* in **blue**, communicate over HTTP(S) using JSON/XML
- Preview acquisition *job* in **green**, reacts on new frame available and passes it on to web UI job
- FPGA preview *job* in **orange**, runs thread polling FPGA preview buffer status and transfers data
- Source *jobs* in **red**, interact with FPGA (UART-over-USB vs. AXI lite) vs. with camera using V4L2 API

# Spotlight on host software

## Job tree | Vector extensions

- Decision on which *jobs* to instantiate using global flag

```
if (xchg->stgwzskglobal.ixWzskVTarget == VecWzskVTarget::ARTY) srcarty = new JobWzskSrcArty(xchg, dbswzsk, jref, ixWzskVLocale);  
else if (xchg->stgwzskglobal.ixWzskVTarget == VecWzskVTarget::CLNKEVB) srcclnxeb = new JobWzskSrcClnxeb(xchg, dbswzsk, jref, ixWzskVLocale);  
else if (xchg->stgwzskglobal.ixWzskVTarget == VecWzskVTarget::ICICLE) srcicicle = new JobWzskSrcIcicle(xchg, dbswzsk, jref, ixWzskVLocale);  
else if (xchg->stgwzskglobal.ixWzskVTarget == VecWzskVTarget::MCVEVP) srcmcvevp = new JobWzskSrcMcvevp(xchg, dbswzsk, jref, ixWzskVLocale);
```

# Spotlight on host software

## Job tree | Vector extensions

- Use `#ifdef` guards to determine architecture

```
#ifdef __arm__  
    #include <arm_neon.h>  
#elif __x86_64__  
    #include <emmintrin.h>  
#endif
```

- Grayscale binning for ARM -> intel x64 -> others



# Spotlight on host software

## Job tree | Vector extensions

- ```
void JobWzskAcqPreview::binGrdd(
    uint16_t* grdd16
    , uint16_t* pvwgrdd16
) {
#ifdef __arm__
    // ...
    uint64x2_t acc;
    // ...
    for (unsigned int i = 0; i < xchg->stgwzskframegeo.hGrdd; i += 4) {
        for (unsigned int j = 0; j < xchg->stgwzskframegeo.wGrdd; j += 8) {
            // ...
            acc = vld1q_dup_u64(&zero64);
            for (unsigned int k = 0; k < 4; k++) {
                data = vld1q_u16(&(grdd16[lidx]));
                // ...
                acc = vaddq_u64(acc, dataAcc4);
                // ...
            };
            // ...
            acc16 = vgetq_lane_u16(vreinterpretq_u16_u64(acc), 0);
            // ...
        };
    };
};
```
- 

re

ers

# Spotlight on host software

## Job tree | Vector extensions

```
void JobWzskAcqPreview::binGrdd(
    uint16_t* grdd16
    , uint16_t* pvwgrdd16
) {
#ifdef __arm__
    // ...
    uint64x2_t acc;
    // ...
    for (unsigned int i = 0; i < xchg->stgwzskframegeo.hGrdd; i += 2) {
        for (unsigned int j = 0; j < xchg->stgwzskframegeo.wGrdd; j += 8) {
            // ...
            acc = vld1q_dup_u64(&zero64);
            for (unsigned int k = 0; k < 4; k++)
                data = vld1q_u16(&(grdd16[ldix]));
            // ...
            acc = vaddq_u64(acc, dataAcc4);
            // ...
        };
        // ...
        acc16 = vgetq_lane_u16(vreinterpretq_u16(acc), k);
        // ...
    };
};
```

re

```
#elif __x86_64__
    // ...
    __m128i dataeven, dataodd, datashift;
    // ...
    for (unsigned int i = 0; i < xchg->stgwzskframegeo.hGrdd; i += 2) {
        for (unsigned int j = 0; j < xchg->stgwzskframegeo.wGrdd; j += 8) {
            // ...
            dataeven = _mm_load_si128((const __m128i*) &(grdd16[ldix]));
            // ...
            dataeven = _mm_add_epi16(dataeven, dataodd);
            datashift = _mm_slli_si128(dataeven, 2);
            // ...
            _mm_store_si128((__m128i*) buf, dataeven);
            // ...
        };
    };
    // ...
};
```

# Spotlight on host software

## Job tree | Vector extensions


```
void JobWzskAcqPreview::binGrdd(
    uint16_t* grdd16
    , uint16_t* pvwgrdd16
) {
#ifdef __arm__
    // ...
    uint64x2_t acc;
    // ...
    for (unsigned int i = 0; i < xchg->stgwzskfra
        for (unsigned int j = 0; j < xchg->stgwzs
            // ...
            acc = vld1q_dup_u64(&zero64);
            for (unsigned int k = 0; k < 4; k++)
                data = vld1q_u16(&(grdd16[lidx]))
                // ...
                acc = vaddq_u64(acc, dataAcc4);
                // ...
            };
            // ...
            acc16 = vgetq_lane_u16(vreinterpretq
            // ...
        };
    };
};
```

```
#elif __x86_64__
    // ...
    __m128i dataeven, dataodd, datashift;
    // ...
    for (unsigned int i = 0; i < xchg->st
        for (unsigned int j = 0; j < xchg
            // ...
            dataeven = _mm_load_si128((cc
            // ...
            dataeven = _mm_add_epi16(data
            datashift = _mm_slli_si128(da
            // ...
            _mm_store_si128 ((_m128i*) b
            // ...
        };
    };
    // ...
```

```
#else
    // ...
    for (unsigned int i = 0; i < xchg->stgwzskframegeo.hGrdd; i += 2) {
        for (unsigned int j = 0; j < xchg->stgwzskframegeo.wGrdd; j += 2) {
            // ...
            for (unsigned int k = 0; k < 2; k++) {
                for (unsigned int l = 0; l < 2; l++) acc += grdd16[lidx+l];
                // ...
            };
        };
    };
#endif
```

# Model-based software design with Whiznium

## Overview | Composition | Example



- Coverage of the “Embedded Full Stack”
- WhizniumDBE (“Device Builder’s Edition”) for FPGA / MCU level and its host access libraries (primary languages: C, VHDL)
- WhizniumSBE (“Service Builder’s Edition”) for Embedded Linux and “outside world” levels (primary languages: C++, HTML)

# Model-based software design with Whiznium

Overview | Composition | Example

- Successive model composition within an SQL database using import (I) and generation (G) steps
- Output of source code trees only thereafter
- Text-based model files ("diffable")

## WhizniumDBE (Device Builder's Edition)

- Modular structure (I)
- Command set and buffer transfers (I)
- Data flows and algorithms (I)
- Fine structure (G)
- Custom fine structure (I)
- Finalization (G)

## WhizniumSBE (Service Builder's Edition)

- Deployment information (I)
- Global features (I)
- Database structure (I)
- Basic user interface structure (I)
- Import/export structure (I)
- Operation pack structure (I)
- Custom jobs (I)
- User interface (G)
- Custom user interface features (I)
- Job tree (G)
- Custom job tree features (I)
- Finalization (G)

# Model-based software design with Whiznium

Overview | Composition | Example

- Module definition, command definition, fine structure

# Model-based software design with Whiznium

Overview | Composition | Example

|                    |                       |                     |                                    |             |                                              |         |  |  |
|--------------------|-----------------------|---------------------|------------------------------------|-------------|----------------------------------------------|---------|--|--|
| lexWdbeMdl v1.1.14 |                       |                     |                                    |             |                                              |         |  |  |
| ImelMUnit          | srefSilRefWdbeMUnit   | sref                | Title                              | Easy        | srefKToolch                                  | Comment |  |  |
| fpga               | mpfs250t-fcvg484      | iccl                | Microchip PolarFire Soc Icicle kit | true        | libero                                       |         |  |  |
|                    | ImelMModule.srefIxVBa | hsrefSupRefWdb      | srefTplRefWdbeMModule              | sref        | Comment                                      |         |  |  |
|                    | wrp                   |                     | mpfs_ip_AXI_v1_0                   | iccl_ip_AXI |                                              |         |  |  |
|                    | top                   | iccl_ip_AXI         | top_mchp_v1_0                      | top         |                                              |         |  |  |
|                    |                       | ImelAMModuleF Val   |                                    |             |                                              |         |  |  |
|                    |                       | fExtclk             | 125000                             |             |                                              |         |  |  |
|                    |                       | extresetNNotP       | true                               |             |                                              |         |  |  |
|                    |                       | ImelAMModulePar.end |                                    |             |                                              |         |  |  |
|                    |                       | ImelMGeneric.s      | Defval                             |             |                                              |         |  |  |
|                    |                       | fMclk               | 50000                              |             |                                              |         |  |  |
|                    |                       | ImelMGeneric.end    |                                    |             |                                              |         |  |  |
|                    | ...                   |                     |                                    |             |                                              |         |  |  |
|                    | ectr                  | iccl_ip_AXI;top     |                                    | step        | stepper motor control (28BYJ-48 via ULN2003) |         |  |  |
|                    | ...                   |                     |                                    |             |                                              |         |  |  |
|                    | ImelMModule.end       |                     |                                    |             |                                              |         |  |  |
| ImelMUnit.end      |                       |                     |                                    |             |                                              |         |  |  |

# Model-based software design with Whiznium

Overview | Composition | Example

|                   |                          |                           |                     |              |            |           |             |                                                  |  |
|-------------------|--------------------------|---------------------------|---------------------|--------------|------------|-----------|-------------|--------------------------------------------------|--|
| lexWdbeCsx v1.1.9 |                          |                           |                     |              |            |           |             |                                                  |  |
| ImelMUnit.sref    |                          |                           |                     |              |            |           |             |                                                  |  |
| iccl              |                          |                           |                     |              |            |           |             |                                                  |  |
|                   | ImelMModule.hsrefSup     | sref                      |                     |              |            |           |             |                                                  |  |
| iccl_ip_AXI;top   | step                     |                           |                     |              |            |           |             |                                                  |  |
|                   | ImelMController.         |                           |                     |              |            |           |             |                                                  |  |
|                   | ^                        |                           |                     |              |            |           |             |                                                  |  |
|                   | ImelMVector2.sreflxBBase | sref                      | srefsKOption        |              |            |           |             |                                                  |  |
|                   | tixlin                   | VecVWskdlcclStepState     | filfed;notit        |              |            |           |             |                                                  |  |
|                   |                          | ImelMVectoritem2.sref     | Title               | Comment      |            |           |             |                                                  |  |
|                   |                          | idle                      |                     |              |            |           |             |                                                  |  |
|                   |                          | move                      |                     |              |            |           |             |                                                  |  |
|                   |                          | ImelMVectoritem2.end      |                     |              |            |           |             |                                                  |  |
|                   | ImelMVector2.end         |                           |                     |              |            |           |             |                                                  |  |
|                   | ImelMCommand2.refNum     | sref                      | sreflxBRettype      | sreflxBRefWd | srefRvrRef | srefRerRi | Comment     |                                                  |  |
|                   | ...                      |                           |                     |              |            |           |             |                                                  |  |
|                   | 0                        | moveto                    | void                |              |            |           |             |                                                  |  |
|                   |                          | ImelAMCommandInvpar2.sref | sreflxBWdbeVPartype | srefRefWdbe  | Length     | Defval    | srefRefWdbe | Comment                                          |  |
|                   |                          | angle                     | uint16              |              |            | 0         |             | in stepper motor steps (4096 per rev.)           |  |
|                   |                          | Tstep                     | uint8               |              |            | 150       |             | in tkclk clocks: rps = 10000 / (Tstep * 64 * 64) |  |
|                   |                          | ImelAMCommandInvpar2.end  |                     |              |            |           |             |                                                  |  |
|                   | ...                      |                           |                     |              |            |           |             |                                                  |  |
|                   | ImelMCommand2.end        |                           |                     |              |            |           |             |                                                  |  |
|                   | ImelMController.end      |                           |                     |              |            |           |             |                                                  |  |
|                   | ImelMModule.end          |                           |                     |              |            |           |             |                                                  |  |
|                   | ImelMUnit.end            |                           |                     |              |            |           |             |                                                  |  |



# Model-based software design with Whiznium

Overview | Composition | Example

|                                                                           |  |  |  |  |  |  |  |  |  |  |  |
|---------------------------------------------------------------------------|--|--|--|--|--|--|--|--|--|--|--|
| lexWdbeFin v1.1.9                                                         |  |  |  |  |  |  |  |  |  |  |  |
| ImelMUnit.sref                                                            |  |  |  |  |  |  |  |  |  |  |  |
| iccl                                                                      |  |  |  |  |  |  |  |  |  |  |  |
| ImelMModule.hsrefSup sref                                                 |  |  |  |  |  |  |  |  |  |  |  |
| iccl_ip_AXI;top step                                                      |  |  |  |  |  |  |  |  |  |  |  |
| ...                                                                       |  |  |  |  |  |  |  |  |  |  |  |
| ImelMProcess.sref clkSrefWdbe asrSrefWdbeMS Falling Syncrst Extip Comment |  |  |  |  |  |  |  |  |  |  |  |
| op mclk reset false state(init) or (sta false main operation              |  |  |  |  |  |  |  |  |  |  |  |
| ImelMFsm.                                                                 |  |  |  |  |  |  |  |  |  |  |  |
| ^                                                                         |  |  |  |  |  |  |  |  |  |  |  |
| ImelMFsmstate sref Extip Comment                                          |  |  |  |  |  |  |  |  |  |  |  |
| 0 init false                                                              |  |  |  |  |  |  |  |  |  |  |  |
| ImelAMFsm: Cond1 Ip1 Cond2 Ip2 Cond3 Ip3 Cond4 Ip4                        |  |  |  |  |  |  |  |  |  |  |  |
| inv reqInvMoveto moveto                                                   |  |  |  |  |  |  |  |  |  |  |  |
| inv reqInvSet set                                                         |  |  |  |  |  |  |  |  |  |  |  |
| inv reqInvZero zero                                                       |  |  |  |  |  |  |  |  |  |  |  |
| ready else                                                                |  |  |  |  |  |  |  |  |  |  |  |
| ImelAMFsmstateStep.end                                                    |  |  |  |  |  |  |  |  |  |  |  |
| 0 ready false                                                             |  |  |  |  |  |  |  |  |  |  |  |
| ImelAMFsm: Cond1 Ip1 Cond2 Ip2 Cond3 Ip3 Cond4 Ip4                        |  |  |  |  |  |  |  |  |  |  |  |
| runB Tstep/=0 not targetNotSteady and rng steady                          |  |  |  |  |  |  |  |  |  |  |  |
| runB Tstep/=0 targetNotSteady and not atTarget target                     |  |  |  |  |  |  |  |  |  |  |  |
| ready Tstep/=0 else hold                                                  |  |  |  |  |  |  |  |  |  |  |  |
| ImelAMFsmstateStep.end                                                    |  |  |  |  |  |  |  |  |  |  |  |
| ...                                                                       |  |  |  |  |  |  |  |  |  |  |  |
| ImelMFsmstate.end                                                         |  |  |  |  |  |  |  |  |  |  |  |
| ImelMFsm.end                                                              |  |  |  |  |  |  |  |  |  |  |  |
| ImelMProcess.end                                                          |  |  |  |  |  |  |  |  |  |  |  |
| ImelMModule.end                                                           |  |  |  |  |  |  |  |  |  |  |  |
| ImelMUnit.end                                                             |  |  |  |  |  |  |  |  |  |  |  |



# Model-based software design with Whiznium


Overview | Composition | Example

- Module definition, command definition, fine structure
- Linux side developer-facing: executable API method

# Model-based software design with Whiznium

Overview | Composition | Example

- Module definition
- Linux side development



The screenshot displays the Visual Studio Code interface. On the left, the 'EXPLORER' sidebar shows a project tree for 'WSKD'. The tree includes folders like '\_mdl', '\_rls', and 'ezdevwskd'. Under 'ezdevwskd', there are subfolders 'UntWskdArty' and 'UntWskdIccl'. The 'UntWskdIccl' folder is expanded, showing a list of files including 'CtrWskdIcclCamacq.cpp', 'CtrWskdIcclCamacq.h', 'CtrWskdIcclCamif.cpp', 'CtrWskdIcclCamif.h', 'CtrWskdIcclFeatdet.cpp', 'CtrWskdIcclFeatdet.h', 'CtrWskdIcclLaser.cpp', 'CtrWskdIcclLaser.h', 'CtrWskdIcclState.cpp', 'CtrWskdIcclState.h', 'CtrWskdIcclStep.cpp', 'CtrWskdIcclStep.h' (highlighted with a red '2'), 'CtrWskdIcclTkclsrc.cpp', 'CtrWskdIcclTkclsrc.h', 'UntWskdIccl\_vecs.cpp', 'UntWskdIccl\_vecs.h', 'UntWskdIccl.cpp', 'UntWskdIccl.h', 'UntWskdMcep', 'UntWskdUbdk', 'DevWskd.h', 'Wskd.cpp', 'Wskd.h', 'fpgawskd', and 'mcuwskd'. The main editor area shows the content of 'CtrWskdIcclStep.h', which is a C++ header file. It includes a copyright notice for MPSI Technologies GmbH, a date of creation (23 Oct 2021), and defines a class 'CtrWskdIcclStep' that inherits from 'CtrWskd'. The class has several static methods for getting and setting information, movement, and zeroing out the state.

```
1 /**
2  * \file CtrWskdIcclStep.h
3  * \step controller (declarations)
4  * \copyright (C) 2016-2020 MPSI Technologies GmbH
5  * \author Alexander Wirthmueller (auto-generation)
6  * \date created: 23 Oct 2021
7  */
8 // IP header --- ABOVE
9
10 #ifndef CTRWSKDICCLSTEP_H
11 #define CTRWSKDICCLSTEP_H
12
13 #include "Wskd.h"
14
15 #define CmdWskdIcclStepGetInfo CtrWskdIcclStep::CmdGetInfo
16
17 #define VecWskdIcclStepCommand CtrWskdIcclStep::VecVCommand
18 #define VecWskdIcclStepState CtrWskdIcclStep::VecVState
19
20 /**
21  * CtrWskdIcclStep
22  */
23 class CtrWskdIcclStep : public CtrWskd {
24
25 // ...
26
27 public:
28 // ...
29
30 static Dbcore::Cmd* getNewCmdGetInfo();
31 void getInfo(uint8_t& tixVState, uint16_t& angle);
32
33 static Dbcore::Cmd* getNewCmdMoveto();
34 void moveto(const uint16_t angle, const uint8_t Tstep);
35
36 static Dbcore::Cmd* getNewCmdSet();
37 void set(const bool rng, const bool ccwNotCw, const uint8_t Tstep);
38
39 static Dbcore::Cmd* getNewCmdZero();
40 void zero();
41
42 };
43
44 #endif
```

# Model-based software design with Whiznium


Overview | Composition | Example

- Module definition, command definition, fine structure
- Linux side developer-facing: executable API method
- Linux side in background: translation into byte code and invocation of character device driver (AXI)
- FPGA side in background: reception and decoding of byte code in “host interface” module, CRC evaluation
- FPGA side developer-facing: handshake signals

# Model-based software design with Whiznium

Overview | Composition | Example

- Module definition,
- Linux side development
- Linux side in background
- FPGA side in background evaluation
- FPGA side development



```
Step.vhd -- wskd
C CtrlWskdIcclStep.h 2 Step.vhd x
fpgawskd > iccl > Step.vhd
1 -- file Step.vhd
2 -- Step easy model controller implementation
3 -- copyright: (C) 2016-2020 MPSI Technologies GmbH
4 -- author: Catherine Johnson (auto-generation)
5 -- date created: 1 Dec 2020
6 -- IP header --- ABOVE
7
8 library ieee;
9 use ieee.std_logic_1164.all;
10 use ieee.numeric_std.all;
11
12 use work.Dbcore.all;
13 use work.Iccl.all;
14
15 entity Step is
16 generic (
17     mclk: natural range 1 to 1000000 := 50000 -- in kHz
18 );
19 port (
20     reset: in std_logic;
21     mclk: in std_logic;
22     tclk: in std_logic;
23
24     getInfoTxVState: out std_logic_vector(7 downto 0);
25     getInfoAngle: out std_logic_vector(15 downto 0);
26
27     reqInvMoveto: in std_logic;
28     ackInvMoveto: out std_logic;
29
30     movetoAngle: in std_logic_vector(15 downto 0);
31     movetoTstep: in std_logic_vector(7 downto 0);
32
33     reqInvSet: in std_logic;
34     ackInvSet: out std_logic;
35
36     setRng: in std_logic_vector(7 downto 0);
37     setCwMotCw: in std_logic_vector(7 downto 0);
38     setTstep: in std_logic_vector(7 downto 0);
39
40     reqInvZero: in std_logic;
41     ackInvZero: out std_logic;
42
43     step1: out std_logic;
44     step2: out std_logic;
45     step3: out std_logic;
46     step4: out std_logic;
47
48     stateOp_dbg: out std_logic_vector(7 downto 0)
49 );
50 end Step;
51
52 architecture Step of Step is
53
```

er device driver (AXI)

ace” module, CRC

# Model-based software design with Whiznium


Overview | Composition | Example

- Module definition, command definition, fine structure
- Linux side developer-facing: executable API method
- Linux side in background: translation into byte code and invocation of character device driver (AXI)
- FPGA side in background: reception and decoding of byte code in “host interface” module, CRC evaluation
- FPGA side developer-facing: handshake signals
- FPGA side left for manual implementation: finite state machine reacting to command invocation

# Model-based software design with Whiznium

## Overview | Composition | Example

- Module definition, code generation
- Linux side developer
- Linux side in background
- FPGA side in background evaluation
- FPGA side developer
- FPGA side left for maintenance



```
Step.vhd -- wskd
fpga:wskd > iccl > Step.vhd
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264

if reqInvMoveto='1' then
  -- IP impl.op.init.moveto --- IBEGIN
  targetNotSteady := true;

  -- determine shortest path
  target := to_integer(unsigned(movetoAngle));
  dAngle := target - angle;

  atTarget := (dAngle = 0);

  if not atTarget then
    if dAngle > 2048 then
      -- dAngle := dAngle - 4096; -- will become negative
      ccwMotCw := true;
    elsif dAngle < -2047 then
      --dAngle := dAngle + 4096; -- will become positive
      ccwMotCw := false;
    elsif dAngle > 0 then
      ccwMotCw := false;
    else
      ccwMotCw := true;
    end if;
  end if;

  Tstep := to_integer(unsigned(movetoTstep));
  ackInvMoveto_sig <= '1';
  -- IP impl.op.init.moveto --- IEND

  stateOp <= stateOpInv;

  elsif reqInvSet='1' then--
  elsif reqInvZero='1' then--
  else--
  end if;

  elsif stateOp=stateOpReady then
    if Tstep/=0 then
      if not targetNotSteady and rng then
        i := 0; -- IP impl.op.ready.steady --- ILINE
        stateOp <= stateOpRunB;

      elsif targetNotSteady and not atTarget then
        i := 0; -- IP impl.op.ready.target --- ILINE
        stateOp <= stateOpRunB;

      else
        -- IP impl.op.ready.hold --- IBEGIN
        step1_sig <= '0';
        step2_sig <= '0';
        step3_sig <= '0';
        step4_sig <= '0';
        -- IP impl.op.ready.hold --- IEND

        stateOp <= stateOpReady;
      end if;
    end if;
  end if;
```

Character device driver (AXI)

Interface module, CRC

Command invocation

# Whiznium concepts

## Modularity, transparency and re-usability

- Whiznium is Open Source; the generated code is subject to no license restrictions
- Whiznium generates well-organized, human-readable source code trees which can be synthesized / compiled “out-of-the-box”
- Manual modifications are enabled through the concept of “insertion points”
- Upon source code iteration (e.g. following model extension) manual modifications are carried over to the next version
- Generated code relies on few, well-proven external libraries, all of which are Open Source. Standards are strictly followed
- WhizniumDBE features parametrized “module templates”. Besides corresponding VHDL files, template-specific intervention in the WhizniumDBE master database through C++ code is possible
- WhizniumSBE features parametrized “capability templates”. Also here, template-specific intervention in the WhizniumSBE master database through C++ code is possible



# Whiznium tools



## Incorporation into existing developer workflows

- WhizniumSBE and WhizniumDBE are Linux-based "daemons" (and [fun fact] WhizniumSBE projects), which receive model information and send source code trees via HTTPS
- Java tools WhizniumDBE/SBE Bootstrap offer initialization of WhizniumDBE/SBE with project information stored in a local folder structure
- Java tools WhizniumDBE/SBE Iterator help transform local source code trees from the current version to the next. Here, API calls replace manual UI clicks

# Whiznium tools

## Incorporation into existing developer workflows

- WhizniumSBE, WhizniumDBE, WhizniumSBE Engine Monitor, Whiznium License Manager, WhizniumSBE, Whiznium StarterKit, which receive model information via HTTPS
- Java tools WhizniumSBE, WhizniumDBE, WhizniumSBE Engine Monitor, Whiznium License Manager, WhizniumSBE, Whiznium StarterKit, which receive model information stored in a local folder
- Java tools WhizniumSBE, WhizniumDBE, WhizniumSBE Engine Monitor, Whiznium License Manager, WhizniumSBE, Whiznium StarterKit, which receive model information stored in a local folder. Here, API call





# Whiznium tools

## Incorporation into existing developer workflows

- WhizniumSBE and WhizniumDBE are Linux-based "daemons" (and [fun fact] WhizniumSBE projects), which receive model information and send source code trees via HTTPS
- Java tools WhizniumDBE/SBE Bootstrap offer initialization of WhizniumDBE/SBE with project information stored in a local folder structure
- Java tools WhizniumDBE/SBE Iterator help transform local source code trees from the current version to the next. Here, API calls replace manual UI clicks
- WhizniumDBE code can be developed using the vendor-provided tools, e.g. Vivado, Quartus, Libero SoC or Simplicity Studio
- WhizniumSBE code can be (cross-)compiled using the industry-standard tool chains gcc/Clang. (Remote-)Debugging can be done using e.g. VS Code
- The Yocto project helps building custom Embedded Linux distributions for each FPGA-SoC platform. WhizniumSBE projects run on those distributions

# Whiznium resources

- Both Whiznium tools are available free of charge on GitHub, including installation instructions  
<https://github.com/mpsitech/The-Whiznium-Documentation>
- The Open Source StarterKit ist available for various hardware platforms, with vendor-specific instructions also available on GitHub
- “The Whiznium Developer Experience” on YouTube is an ongoing Webinar series on Whiznium
- For advanced users WhizniumSBE/DBE cheat sheets are available which serve as reference for writing model files



# Conclusion

- Avoid vendor lock-in where possible
  - Limit use of block diagrams
  - Use generic code for simple things (UART / SPI / AXI lite, math)
  - Write wrappers around vendor-specific silicon (memory / high-speed transceivers)
- Model-based source code generation helps further
  - Can abstract away hardware at the crucial host-FPGA interconnect, “single source of truth” maintains host-FPGA integrity
  - WhizniumDBE comes with a set of above mentioned wrappers
  - WhizniumDBE maintains a coarse-to-fine project model in a database and is user-extensible (by means of C++ code, e.g. for frequently used IP)

# Thank You!

## Questions?

Also, feel free to connect.

- <https://www.linkedin.com/in/wirthmua>
- <https://github.com/mpsitech>


Alexander Wirthmüller  
Founder & Director

Phone: +49 (89) 4524 3826

Mobile: +49 (175) 918 5480

E-Mail: [aw@mpsitech.com](mailto:aw@mpsitech.com)

**MPSI** Technologies GmbH  
Agnes-Pockels-Bogen 1  
80992 Munich  
Germany  
[www.mpsitech.com](http://www.mpsitech.com)



**MPSI**  
TECHNOLOGIES